I built

FPGA design acceleration – idiomatic Python to synthesizable Verilog

Built by @hn:spym_ · holoso.digital

via Hacker Newsby hn:spym_ ↗· community-imported

4 people want it.

Who's asking for this

“Someone is looking for this — identity hidden”

@••••••• ·

“Someone is looking for this — identity hidden”

@•••••••••• ·

“Someone is looking for this — identity hidden”

@••••••••• ·

“Someone is looking for this — identity hidden”

@•••••••• ·

Want this too?

IwantIbuild is a demand board for indie builders. Search what you wish existed and find who already shipped it — or post the thing you built and watch the demand for it add up.

Find more tools like this →